



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 0 810 655 A2**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
03.12.1997 Bulletin 1997/49

(51) Int Cl.⁶: **H01L 23/13**, H01L 23/498,
H01L 23/31

(21) Application number: 97303638.7

(22) Date of filing: 29.05.1997

(84) Designated Contracting States:
**AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
 NL PT SE**

(72) Inventor: Goh, Jing S.
Singapore, 123 (SG)

(30) Priority: 29.05.1996 US 18579 P

(74) Representative:
Blanco White, Henry Nicholas et al
ABEL & IMRAY
Northumberland House
303-306 High Holborn
London WC1V 7LH (GB)

(71) Applicant: **TEXAS INSTRUMENTS
INCORPORATED**
Dallas Texas 75265 (US)

(54) A package for a semiconductor device

(57) A package for an integrated circuit includes a circuit board 122 for mounting the integrated circuit 114 having a first surface and a second surface, a connec-

tion device positioned on the first surface of the circuit board 122 for electrically connecting the integrated circuit 114 and the integrated circuit 114 being positioned on the second surface of the integrated circuit 114.




FIG. 13

EP 0 810 655 A2

BEST AVAILABLE COPY

Printed by Jouve, 75001 PARIS (FR)

Description

TECHNICAL FIELD OF THE INVENTION

The present invention relates to semiconductor devices, and more particularly to packaging board on chip (BOC) devices.

BACKGROUND OF THE INVENTION

The semiconductor technology has shown a general trend towards the dramatic increase in integrated circuit speed and density. Both of these trends are fueled by a general reduction in device (active element) geometries. As semiconductor devices become smaller, the distances between devices on a semiconductor die become smaller, and parasitics (such as parasitic capacitances) and switching currents become smaller. In technologies, such as CMOS, where overall current draw and switching speed characteristics are dominated by the effects of parasitics, the result is a reduction in total power consumption at the same time as switching speed is improved. Overall speed is further improved by the reduction in signal propagation time between active devices (e.g., transistors), resulting from the shorter distances involved. In today's high speed integrated circuitry based on sub-micron geometries, delays in the tens or hundreds of picoseconds can be appreciable.

Typically, integrated circuit dies (chips, or semiconductor dies) are diced (cut apart, or singulated) from a semiconductor wafer and are separated into integrated circuit packages which have pins, leads, solder (ball) bumps, or conductive pads by which electrical connections may be made from external systems to the integrated circuit chip. These packages are then typically applied to circuit board assemblies including systems of interconnected integrated circuit chips.

The aforementioned dramatic improvements in integrated circuit speed and density have placed new demands on integrated circuit assemblies, both at the chip and circuit board levels. Without attendant improvements in these areas, much of the benefit of high device speed is lost. Wiring propagation delays and transmission line effects, in integrated circuit packages and on circuit board assemblies, which were once negligible are now significant factors in the overall performance of systems based on high-speed integrated circuitry. In order to achieve the potential higher system level performance opportunities afforded by the new high density technologies, it is necessary to reduce the amount of signal propagation time between integrated circuits.

Another significant factor in achieving high system level performance is signal drive capability. Longer signal paths are susceptible to noise, cross-talk, etc., and require low impedance, high current drive circuits on the integrated circuit chips (dies). Such circuits tend to occupy large portions of the die area, either reducing the area available for other circuitry or increasing the overall

die size, and can introduce significant delays of their own. Clearly, shorter signal paths and their attendant low signal drive current requirements are desirable to achieve high performance.

In the prior art, a number of high density chip assemblies and packages have been proposed and implemented. One such technique is commonly known as "chip-on-board" technology, whereby integrated circuit dies are bonded directly to die mounting areas on a circuit board substrate, for example, ceramic, fiberglass, etc., and are wire bonded (with thin "bond wires") to traces on the circuit board in areas adjacent to the edges of the dies. The elimination of the traditional integrated circuit package permits chips to be placed much closer together than would otherwise be possible, thereby shortening signal paths and reducing delays.

SUMMARY OF THE INVENTION

The present invention reduces inductance that is induced between wires and internal leads. Additionally, the present packaging arrangement provides one package for all applications. The package for the present invention provides short traces leading to favorable impedance coupling. These short wires are designed to reduce electrical impedance important for the operation of high speed devices, such as the synchronous DRAM. Additionally, the present invention eliminates wire shorts to the bus bar and eliminates T/F. Additionally, the present invention eliminates the use of ultra-advance molding equipment development. Additionally, the present invention provides a true chip size package, which leads to improved mapping density. Additionally, the present invention eliminates bent leads. Lastly, the present invention eliminates noise due to cross-talk and improves the delays associated with longer wires.

The present invention includes a package for an integrated circuit, including a circuit board for mounting the integrated circuit having a first surface and a second surface, a connector device positioned on the first surface of the circuit board for electrically connecting the integrated circuit, and the integrated circuit being positioned on the second surface.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will now be further described, by way of example, with reference to the accompanying drawings in which:-

Fig. 1 illustrates a sideview of package die with potting topside;

Fig. 2 illustrates a topview of the package with a stitch design;

Fig. 3 illustrates a sideview of another package die with molding topside;

Fig. 4 illustrates the topview of the same package die;

Fig. 5 illustrates another package die with molded topside;

Fig. 6 illustrates a variation of the package of Fig. 5 with potter topside;

Fig. 7 illustrates another sideview of another package with potter topside;

Fig. 8 illustrates another sideview of another package die with molding topside;

Fig. 9 illustrates the board and solder bumps; and

Figs. 10-14 illustrates a process of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Fig. 1 illustrates that solder balls 100 are positioned along the longitudinal edges of printed circuit board 122. To provide the maximum spacing between the individual solder balls, the solder balls may be positioned along the outer edges of the printed circuit board 122. The number of the solder balls 100 correspond to the number of connections to the semiconductor die 114. The semiconductor die 114, which has been previously cut or diced is mounted to the printed circuit board 122 by an attachment apparatus, for example, polyimide tape or any adhesive material suitable to attach the semiconductor die 114 to the printed circuit board 122. Advantageously, the semiconductor die 114 is the type with connections along the longitudinal axis of the semiconductor die. The electrical connection may be positioned along the central axis of the semiconductor die 114. The solder balls 100 are connected to the semiconductor die 114 by wires 118 which may be made of material gold and traces (not shown). These wires 118 are attached to the semiconductor die on the side of the semiconductor die 114 that faces or abuts the printed circuit board 122. The wires 118 extend from the semiconductor die 114 through a hole 120 of the printed circuit board and are attached to traces which run along or through the printed circuit board to the solder balls. The hole through the printed circuit board 122 may be positioned at the central longitudinal axis of the printed circuit. The semiconductor die 114 and wires 118 are protected from external objects by the elements by sealing material, such as the epoxy resin to form the chip-on-board (COB) semiconductor device. Although, top and bottom have no absolute meaning, for purposes of this application, the side of the printed circuit board 122 with the solder balls 100 and away from the semiconductor die 114 is referred to as the top portion while the bottom portion of the printed circuit board 122 is the side opposite to the

solder balls 100 and the same side as the semiconductor die 114.

The sealing material 110, which is formed on the top surface of the printed circuit board 114 to cover the wires 118 and the hole 120 protects the wires and has a general curved shape. The bottom sealing material 112 forms between the printed circuit board 122 and the semiconductor die 114 to encapsulate the adhesive means 116 and the wires 118 and further encapsulate the sides of the semiconductor die 114. The bottom of the bottom sealing material 112 is approximately flush with the bottom of the semiconductor die 114.

Fig. 2 illustrates that the top sealing material 110 is formed around the wires 118 and are generally perpendicular to the longitudinal axis of the printed circuit board 122. The height of the packaged device is very compact and approximately only 42 mils. The wires 118 are very short and eliminate inductance. The height between the bottom of the printed circuit board 122 and the bottom of the semiconductor die 114 is approximately 14 mils while the height from the top of the printed circuit board 122 to the top of the solder balls 100 is approximately 20 mils. The semiconductor die 114 is spaced approximately 1 to 3 mils from the bottom of the printed circuit board 122 depending on the type of die attached used.

Fig. 3 illustrates a variation of the package of Figs. 1 and 2, in that the top sealing material 124 has more angular shape with sloping sidewalls. The topview of Figure 4 illustrates that the sealing material 124 has an approximately rectangle shape.

Fig. 5 illustrates that the bottom sealing material 126 is not flush with the bottom of the semiconductor die 114 and entirely encapsulates the semiconductor die 114 including the bottom surface of the semiconductor die 114. This improves the protection of the semiconductor die 114, but increases the overall height to approximately 50 mils.

Fig. 6 illustrates that the top sealing material is a curved top sealing material 110. The overall height of this package is approximately 50 mils.

Fig. 7 illustrates that the semiconductor die 114 is not enclosed on either the bottom or sides by a sealing material. The adhesive material 116 extends from the hole 120 to the outermost side of the printed circuit board 122. This extension of the adhesive material 116 provides a stable mounting platform for the semiconductor die 114.

In Fig. 8, the angular top sealing material 124 is used with the extended adhesive material 116. The dimensions of the semiconductor die 114 are approximately the same as the printed circuit board 122 along the longitudinal axis of the printed circuit board 122.

Fig. 9 illustrates a construction in the form of a structure of the printed circuit board 122 with the solder balls. The structure includes a hole 200 formed by etching, ion milling or other suitable process and extends from the top surface of the printed circuit board 122 into the printed circuit board 122 down to and exposing conductor

202. Insulating material 204, for example, SiO₂, electrically insulates the walls of the hole 200 from contact with other active semiconductor devices or different wires 118 of the same semiconductor device. A conductive plug 206 is deposited in to hole 200 forming a conductive via from the surface of the printed circuit board 122 to the conductor 202. Contact 208 is electrically conductive to plug 206 and is formed on the top surface of the printed circuit board.

Figs. 10-14 illustrates a process for the construction of device in accordance with the principals of the present invention.

A hole 120 is formed along the central longitudinal axis of the printed circuit board 122. Adjacent to the hole 120 and on the bottomside of the printed circuit board 122, adhesive material 116 is placed. Semiconductor die 114 is positioned next on the adhesive means 116 as illustrated in Fig. 12.

In Fig. 13, wires 118 are formed from the semiconductor die 114 to the conductors located in the printed circuit board 122 by wire bonding machines (not shown). As illustrated in Fig. 14, a top sealing material 124 protects the wires while a bottom sealing material 126 protects the semiconductor die. These top and bottom sealing materials are formed by molding machine (not shown). Thus, the wires are very short and eliminate inductance resulting from longer wires and provides favorable impedance and coupling to the semiconductor die. Furthermore, no bus bar is needed.

The present invention further eliminates or minimizes bent leads resulting from the wire placement process.

Claims

1. A package for an integrated circuit, comprising:
 means for mounting the integrated circuit having a first surface and a second surface;
 a connector device positioned on the first surface for electrically connecting the integrated circuit; and
 said integrated circuit being positioned on the second surface.
2. A package for an integrated circuit as in Claim 1, wherein said integrated circuit is attached to said second surface by epoxy.
3. A package for an integrated circuit as in Claim 1, wherein said integrated circuit is attached to said second surface by adhesive tape.
4. A package for an integrated circuit as in Claim 3, wherein said adhesive tape is polyimide tape.
5. A package for an integrated circuit as in any preceding Claim, wherein said means comprises a hole

therethrough for placing wires to connect the integrated circuit and said connection device.

6. A package for an integrated circuit as in any preceding Claim, wherein said connection device includes a solder ball.
7. A package for an integrated circuit as in any preceding Claim, wherein the package further comprises:
 a sealing material to seal the integrated circuit, and wherein the sealing material forms a flush surface with a surface of the integrated circuit.
8. A package for an integrated circuit as in any preceding Claim, wherein the package further comprises a sealing material for encapsulating the integrated circuit.
9. A package for an integrated circuit as in any preceding claim, wherein said means for mounting the integrated circuit is a circuit board.
10. A method of forming a package for an integrated circuit comprising;
 forming a hole through a circuit board having a first surface and a second surface;
 placing a connector device on the first surface adjacent said hole for electrically connecting the integrated circuit;
 placing said integrated circuit on the second surface in the region overlaying said hole.
11. The method of claim 10, further comprising securing said integrated to said second surface by means of an adhesive.
12. The method of Claim 10 or Claim 11 further comprising forming wires from said integrated circuit to said first surface through said hole.
13. The method of any of Claims 10 to 12 further comprising forming a sealing material over said hole and a region of said first surface adjacent said hole.
14. The method of any of Claims 10 to 13 further comprising forming a sealing material over said integrated circuit.




FIG. 1




FIG. 2







FIG. 3



7




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 0 810 655 A3**

(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:
06.10.1999 Bulletin 1999/40

(51) Int Cl.6: **H01L 23/13**, H01L 23/498,
H01L 23/31, H01L 23/495

(43) Date of publication A2:
03.12.1997 Bulletin 1997/49

(21) Application number: 97303638.7

(22) Date of filing: **29.05.1997**

(84) Designated Contracting States:
**AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
 NL PT SE**

(72) Inventor: **Goh, Jing S.**
Singapore, 123 (SG)

(30) Priority: 29.05.1996 US 18579 P

(74) Representative:
Blanco White, Henry Nicholas et al
ABEL & IMRAY
20 Red Lion Street
London WC1R 4PQ (GB)

(71) Applicant: **TEXAS INSTRUMENTS
INCORPORATED**
Dallas Texas 75265 (US)

(54) A package for a semiconductor device

(57) A package for an integrated circuit includes a circuit board 122 for mounting the integrated circuit 114 having a first surface and a second surface, a connec-

tion device positioned on the first surface of the circuit board 122 for electrically connecting the integrated circuit 114 and the integrated circuit 114 being positioned on the second surface of the integrated circuit 114.




FIG. 13



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 30 3638

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (InCL6)
X	US 5 384 689 A (SHEN MING-TUNG) 24 January 1995 (1995-01-24) * column 2, line 52 - column 4, line 7; figures 5,6,11 *	1,5-10, 12,13	H01L23/13 H01L23/498 H01L23/31 H01L23/495
X	--- PATENT ABSTRACTS OF JAPAN vol. 008, no. 013 (E-222), 20 January 1984 (1984-01-20) -& JP 58 178529 A (MITSUBISHI DENKI KK), 19 October 1983 (1983-10-19) * abstract *	1,2,5,7, 9-13	
X	--- EP 0 698 920 A (TEXAS INSTRUMENTS INC ;TEXAS INSTRUMENTS ITALIA SPA (IT)) 28 February 1996 (1996-02-28) * page 3, column 3, line 16 - column 4, line 30; claims 1-5; figure 2 *	1,3-5,8, 10-14	
X	--- PATENT ABSTRACTS OF JAPAN vol. 096, no. 004, 30 April 1996 (1996-04-30) -& JP 07 321244 A (MATSUSHITA ELECTRIC IND CO LTD), 8 December 1995 (1995-12-08) * abstract; figures 1,3,5A,5B,6A-6C *	1,5-7,9, 10,12,13	TECHNICAL FIELDS SEARCHED (InCL6) H01L
X	--- DE 94 17 734 U (ZENTRUM MIKROELEKTRONIK DRESDEN) 16 March 1995 (1995-03-16) * the whole document *	1,2,5,7, 9-13	
X	--- EP 0 392 242 A (IBM) 17 October 1990 (1990-10-17) * page 3, column 4, line 14 - page 4, column 5, line 40; claims 1,2,4,5; figures 1A-1C,2,3A *	1,2,5,7, 9-13	

The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 12 August 1999	Examiner ZEISLER, P
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons A : technological background O : non-written disclosure P : intermediate document & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

EPO FORM 1503 03 62 (P04001)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 97 30 3638

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

12-08-1999

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 5384689	A	24-01-1995	GB	2285342 A	05-07-1995
JP 58178529	A	19-10-1983	NONE		
EP 0698920	A	28-02-1996	IT	1272817 B	30-06-1997
			JP	8172254 A	02-07-1996
JP 07321244	A	08-12-1995	NONE		
DE 9417734	U	16-03-1995	NONE		
EP 0392242	A	17-10-1990	DE	3911711 A	11-10-1990
			JP	2010626 C	02-02-1996
			JP	2295159 A	06-12-1990
			JP	7044239 B	15-05-1995
			US	4996587 A	26-02-1991

EPO FORM P0489

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

THIS PAGE BLANK (USPTO)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)